

EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER : 58092230
PUBLICATION DATE : 01-06-83


APPLICATION DATE : 27-11-81
APPLICATION NUMBER : 56191171

APPLICANT : MITSUBISHI ELECTRIC CORP;

INVENTOR : ISHIKURA HIDENOBU;

INT.CL. : H01L 21/60 H01L 25/00

TITLE : SEMICONDUCTOR DEVICE



ABSTRACT : **PURPOSE:** To permit high speed and to increase the reliability of a wiring connection and integration by a method wherein various kinds of semiconductor substrates having different sizes and projected electrodes formed on the main surfaces of integrated circuits are alternately and three dimensionally stacked by projected inter-electrode connections or connections between the rears of the semiconductor substrates.

CONSTITUTION: In the drawing, the numeral 1 is a ceramic substrate, 3 are internal leads, 4 are metallic leads such as gold wires, Al wires, 6 are pads formed by locating at the circumference sections on the main surfaces of the semiconductor substrates, and 8 are projected electrodes formed on the main surfaces of the semiconductor substrates. Said substrates are the semiconductor substrates formed different sized memory circuits and the substrates are three dimensionally stacked on the ceramic substrate 1 in the order of larger semiconductor substrates. Electrical contacts are available for the integrated circuits on the semiconductor substrates through external and internal leads 3-gold wires 4 by electrical paths made by the combinations of interbumps 8-pads 6-gold wires 4 or interbumps 8-gold wires 4-pads 6 or the like.

COPYRIGHT: (C)1983,JPO&Japio